PROBLEM

Introduced problem: cache coherency (consistency)

Definition (by Censier and Feautrier):

• "a memory scheme is coherent if the value returned on a load instruction is always the value given by the latest store instruction with the same address"

Inconsistency conditions (by Veidenbaum):