






SRAM (Static RAM)	DRAM (Dynamic RAM)
Medium Density	• High density
– ~10 ⁵ b/mm ²	- ~10 ⁶ b/mm ²
Simple Timing	• Complex timing
Low latency	• High latency
High bandwidth	• High bandwidth
High operating power	• Lower operating power
Low standby power	• Higher standby power
No refresh	• Refresh required
Easy to multi-port	• More challenging to multi-port



























































Write Miss Policy		
 Write allocate allocate a new block on each write <i>fetch on write</i> fetch entire block then write word into block <i>no-fetch</i> allocate block but don't fetch requires valid bits per word more complex eviction 	 Write no-allocate don't allocate a block if its not already in the cache write <i>around</i> the cache typically used by write througl since we need update main memory anyway Write invalidate instead of update for write-through Sometimes we would like to have a <i>read no-allocate</i> as well irregular accesses on a machine with a large block size 	

