

Today				
 Instruction-set Architecture v Machine state Opcodes and 0 Register Organ 	architecture s Implementation Operands nization			
WJD/AW/MT	EE282 Lecture 2 3/2/01	2		



















Operand Number				
No operands	HALT NOP			
1 operand	NOT AX JMP LABEL1	AX <- ~AX		
2 operand	ADD R1,R2 LDI R3,#1234	R1 <- R1+R2		
3 operand	ADD R3,R1,R2	R3 <- R1+R2		
 >3 operand 	MADD R4,R3,R2,R1	R4 <- R3+R2*R1		
WJD/AW/MT	EE282 Lecture 2 3/2/01		12	

Effect of Operand Number				
E = (C+D) * (C-D);		A	ssign	
			-	
		C	-> r1	
		D	-> r2	
		E	-> r3	
3 oper	and machine	2 operan	d machine	
add	r3,r1,r2	mov	r3,r1	
sub	r4,r1,r2	add	r3,r2	
mult	r3,r4,r3	sub	r2,r1	
		mult	r3,r2	
WJD/AW/MT	EE282 Loot	ure 2 3/2/01		12

































Example of Stack Code						
a = b + c * d;						
e = a + f[j] + c;						
	PUSH d					
	PUSH C	LOAD R1, d				
	MUL	LOAD R2, c				
PUSH d	PUSH b	MUL R3,R1,R2				
MUL C	ADD	LOAD R4, b				
ADD b	PUSH j	ADD R5,R4,R3				
PUSH j	PUSHX f	LOAD R6, j				
PUSHX f	PUSH C	LOAD R7, f(R6)				
ADD C	ADD	ADD R8,R7,R2				
ADD	ADD	ADD R9,R5,R8				
РОР е	POP e	STORE e, R10				
One Address Stack 8inst, 7addr	Pure Stack (zero address) 11inst, 7addr	Load/Store (many GP registers) 10inst, 6addr				
WJD/AW/MT	EE282 Lecture 2 3/2/01	30				





